[openib-general] Ordering between PCI config space writes and MMIO reads?

Roland Dreier rdreier at cisco.com
Wed Oct 25 07:11:06 PDT 2006


 > I'm looking at arch/ia64/pci/pci.c.
 > Wouldn't it be reasonable to include memory barriers around calls
 > to SAL config space access functions?

It's reasonable, but is there a memory barrier strong enough to
guarantee that a config write has actually completed?

 - R.




More information about the general mailing list