[ofa-general] [PATCH] ib_core: Use weak ordering for data registered memory
Talpey, Thomas
Thomas.Talpey at netapp.com
Mon Oct 27 09:32:06 PDT 2008
At 12:19 PM 10/27/2008, Roland Dreier wrote:
>
> > Some architectures support weak ordering in which case better
> > performance is possible. IB registered memory used for data can be
> > weakly ordered becuase the the completion queues' buffers are
> > registered as strongly ordered. This will result in flushing all data
> > related outstanding DMA requests by the HCA when a completion is DMAed
> > to a completion queue buffer.
> > This patch will allow weak ordering for data if ib_core is loaded with
> > the module parameter, allow_weak_ordering, set to a none zero value.
>
>Hmm, I guess this is OK, although I wish there were a good way for users
>and applications to know whether the ordering of RDMA can be relied on
>or not.
They can't, right? RDMA operations aren't ordered at all per spec, though
there are some architectures/implementations that do.
In fact, one might argue that weak ordering should be the _default_ setting
here. It would certainly prevent surprise later.
Eli - is there some reason you chose mode 0444 to protect against writing the
setting after module loading? It looks like the value is inspected dynamically.
Tom.
>
> > Also, are you going to push this to 2.6.28?
>
>No, since this appeared late in the 2.6.28 merge window, it's way too
>late for 2.6.28 -- things need to be submitted before the merge window
>to have a chance of going in.
>
>We'll get some fix for Cell performance into 2.6.29.
>
> - R.
>_______________________________________________
>general mailing list
>general at lists.openfabrics.org
>http://lists.openfabrics.org/cgi-bin/mailman/listinfo/general
>
>To unsubscribe, please visit http://openib.org/mailman/listinfo/openib-general
More information about the general
mailing list